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ABSTRACT
This work describes fundamental characteristics of LDMOS transistors. In the first part of work
are described properties of LDMOS transistors, the basic parameters and techniques to improve
parameters of transistors. The next section discusses the reliability of LDMOS transistors.
This section describes the safe operating area (SOA), hot carrier injection (HCI) and negative
bias temperature instability (NBTI). The last theoretical section describes models used to
simulate ESD events. The practical part is focused on simulation of the basic parameters
PLDMOS and NLDMOS transistors and comparison of simulated and measured concentration
profiles. Furthermore the thesis deals with simulation of the impact of changes in geometrical
parameters of the PLDMOS transistor and the impact of these changes on the electrical
parameters. The last part contains TLP simulations which examines electrical properties of
PLDMOS transistor when is used as ESD protection.
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ABSTRAKT
Tato práce se zabývá popisem základních vlastností LDMOS tranzistorů. V první části
práce jsou rozebrány vlastnosti LDMOS tranzistorů, jejich základní parametry a techniky pro
vylepšení parametrů těchto tranzistorů. V další části je rozebrána spolehlivost LDMOS tranzis-
torů, tato část popisuje bezpečnou pracovní oblast (SOA), injekci horkých nosičů (HCI) a
negativní teplotní stabilitu (NBTI). Poslední teoretická část popisuje používané modely pro
simulaci ESD událostí. Praktická část práce je zaměřena na simulaci základních parametrů
PLDMOS a NLDMOS tranzistorů, porovnání simulovaných a změřených koncentračních pro-
filů. Dále se práce zabývá simulacemi změny geometrických parametrů PLDMOS tranzistoru
a vliv těchto změn na elektrické parametry. Poslední část práce tvoří TLP simulace, které
zkoumají elektrické vlastnosti PLDMOS tranzistoru při použití jako ESD ochrana.
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INTRODUCTION
Many applications require a higher voltage than is the supply voltage of CMOS devices.
Typical voltage ranges are 30−40 V for display drivers, 70 V for automotive and 100 V for
high voltage telecommunication. Smart Power ICs integrate power components (drivers,
controllers protections, sensors) and every other circuits in the same silicon die. Smart
Power ICs are composed of Bipolar Junction Transistors (Bipolar), Complimentary Metal-
Oxide-Semiconductor Field-Effect Transistors (CMOS), and Double Diffused Metal Oxide
Semiconductor Field-Effect Transistor (DMOS).
The power capability is achieved by using lateral or vertical DMOS transistors in the
basic CMOS process. Lateral MOS (LDMOS) is mostly used as these transistors are
relatively easy to integrate in CMOS process. LDMOS transistors have been developed
with a structure different from conventional CMOS transistors. To reduce 𝑅DSon while
maintaining a high breakdown voltage and high switching speed, the reduced surface fields
(RESURF) technology has been used in high voltage LDMOS transistors. On the other
hand, because LDMOS transistor operate under large drain and gate voltage and higher
temperature, they are prone to hot carrier degeneration and Negative Bias Temperature
Instability.
This work is focused on high-voltage LDMOS transistors which are used in Smart Power
Technology. In theoretical part is described the structure of these transistors and the
basic electrical parameters such as breakdown voltage 𝐵𝑉DSS and resistance 𝑅DSon. There
is described the influence of parasitic bipolar transistor and RESURF technique which
allows to achieve higher breakdown voltage. Also is described a Safe Operating Area
(SOA) of transistors and effects of Hot Carrier Injection and Negative Bias Temperature
Instability which affects the reliability and lifetime of MOS transistors. The work also
describes the basic model to simulate ESD events such as Human Body Model (HBM),
Machine Model (MM) and Transmission-Line Pulse (TLP).
The practical part deals with the simulation of the basic electrical parameters (breakdown
voltage 𝐵𝑉DSS, threshold voltage 𝑉T and resistance 𝑅DSon) of PLDMOS and NLDMOS
devices and comparing simulated concentration profiles with measured profiles by using
the SIMS method.
Further, the practical part is focused on simulating changes of the basic geometric pa-
rameters such as 𝐿G, 𝐿ACC, 𝐿STI, 𝐿POV, 𝐿FP, 𝐿EPI for PLDMOS transistor and impact
of these changes on the electrical parameters. These simulations are then compared with
measured data.
The last practical part contains the simulation of ESD events using the TLP model and
example of calculating Safe Operating Area.
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1 LATERAL DIFFUSED MOSFET
This chapter describes the basic structure of LDMOS transistors, the basic electrical
parameters, influence of the parasitic bipolar transistor and RESURF technique that
allows to an increase breakdown voltage while maintaining a low resistance 𝑅DSon.
1.1 Lateral Diffused NMOSFET
A typical LDMOS (Lateral Diffused MOSFET) is a four terminal device, the terminal are
called Gate, Drain, Source and Body. Fig. 1.1 illustrates the schematic cross section of
LDMOS structure.
Fig. 1.1: LDMOS cross section [1]
The NLDMOS has a long, lightly doped 𝑛-type drift region between the Drain contact
and the channel of the device. The 𝑛-drift region is oriented laterally referenced to silicon
surface [1]. The drift region acts as a voltage variable resistor and creates a voltage drop,
when the transistor is turned on. This voltage drop causes that potential in the drain
region below the gate is less the applied DC bias in order to preserve the integrity of
gate oxide and ensure that hot carrier injection is limited [1]. The region under the gate,
bordered by source and drift region is called the channel region. An appropriate voltage
at the gate terminal produces an inversion layer in channel region. The inversion layer
connects the drain and source terminals by providing a conductive path between them.
Charge carriers flow from source to drain through channel and drift region.
A STI (Shallow Trench Isolation) in the drift region is used to reduce risk of gate oxide
breakdown at high drain voltages [2].
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1.2 Current Transport
LDMOS devices behave the same as a standard MOS transistor with regard to transistor
operation. The output characteristics can be characterized as have cutoff, linear and
saturation regime. Current equation for the linear region can be approximated by [1]
𝐼D =
𝜇s𝐶ox𝑊
𝐿
[︂
(𝑉GS − 𝑉T)𝑉DS − 12𝑉
2
DS
]︂
, (1.1)
where 𝐼D is the drain current, 𝜇s is the surface mobility of charge carriers, 𝐶ox is the gate
oxide capacitance per unit area, 𝑊 is the total gate width, 𝐿 is the effective gate length,
𝑉GS is the gate voltage, 𝑉T is the threshold voltage and 𝑉DS is the drain voltage. For
small drain voltages, the 𝑉 2DS term can be dropped from equation. For saturation region
the drain current is given as [1]
𝐼D =
𝜇s𝐶ox𝑊
2𝐿 (𝑉GS − 𝑉T)
2 . (1.2)
Due to the graded doping profile within channel, there is an additional electric field in-
duced drift current component which is not present in standard MOSFET [1]. Additional
electric field providing an additional boost to the mobility and 𝑔m.
1.3 Breakdown Voltage and 𝑅DSon
𝐵𝑉DSS is the breakdown voltage between drain and source of a LDMOS when the transistor
is turned off. The drain-source breakdown in a LDMOS occurs when the electric field
across the 𝑛-drain/𝑛-source exceeds the critical value for avalanche breakdown. When
p/n junction is reversed biased a depletion region extends into each side of the junction
and creates a balance of charge. There are no free majority electrons (n-type) or holes
(p-type) hence they are depleted of mobile carriers. Without these mobile carriers, the
impurity atoms within the silicon lattice present a fixed charge. There fixed charge set
an electric field across the depletion region. If is increased drain-source voltage, depletion
region reveals additional fixed charge resulting in an increase of the electric field [1].
The depletion regions are continuously generated electron-hole pairs which are swept from
the depletion region by the electric field resulting in the leakage currents. If the electric
field exceeds a critical value, the carriers gain sufficient energy, and in the collision with
the lattice atoms generate electron-hole pair [1]. These newly generated carriers repeat
this process and the current increases exponentially for a sufficiently high voltage. This
action is termed avalanche breakdown [1]. The breakdown voltage is dependent on the
dopant level, depth and length of the 𝑛-drift region.
The output characteristics can be divided into two main regions: saturation and linear.
The reciprocal of the slope of the current-voltage curve in the linear region is referred to
as 𝑅DSon. 𝑅DSon is an important parameter of the LDMOS transistor and determines the
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power density and efficiency. The specific 𝑅DSon is given as
𝑅DSon = 𝑅CH +𝑅ACC +𝑅D +𝑅S +𝑅DRIFT, (1.3)
where 𝑅CH is the resistance of the channel, 𝑅ACC is the resistance of the overlap area
between the drift region and the gate, 𝑅S is the resistance of the source, 𝑅D is the
resistance of drain and 𝑅DRIFT is the resistance of drift region. 𝑅DRIFT is the largest
resistance because it is lightly doping due to higher breakdown voltage.
1.4 Parasitic Bipolar Transistor
LDMOS structure with parasitic bipolar transistor is shown in fig. 1.2. The emitter is
the 𝑛+ source, the base is the body of the structure and the collector is the drain. If
the impact ionization is initiated and avalanche breakdown occurs, there is an increased
concentration of electrons and holes in the drain [3]. The built-in electric field pushes
electrons out of the drain region, and holes are injected into the base of parasitic bipolar
transistor. The potential of the body is increased in the source due to intrinsic body
resistance. When the body potential exceed the threshold to open source-body junction,
more electrons are injected across the channel and into the high field drain region which
creates more holes and electrons due to avalanching [1]. This further increases the for-
ward biasing of the body-source junction and arises positive feedback which leads to the
junction breakdown.
Fig. 1.2: LDMOS cross section with parasitic NPN transistor [4]
Parasitic resistor 𝑅B reduces triggering voltage 𝑉t1 and increases discharge current 𝐼t2
of the device [4]. Increasing resistivity of 𝑅B can be achieved by increasing the Body
to Source contact space. Parasitic resistor 𝑅D effective improves second breakdown cur-
rent 𝐼t2 of the device [4]. 𝑅D increase in resistance can be achieved by increasing the
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Gate to Drain contact space or by increasing the resistivity of the path current flowing
through.
1.5 Reduced Surface Fields Principle
RESURF (REduced SURface Fields) technique is based on a rapid two dimensional ex-
pansion in the deplete region width with increasing drain bias that keeps the peak electric
field below critical field for impact ionization [1]. This technique allows to achieve very
high values of breakdown voltages while maintaining the low 𝑅DSon. Fig. 1.3 shows the
structure of a RESURF diode which consists of a lateral 𝑝+/𝑛− diode and vertical 𝑝−/𝑛−
diode.
Fig. 1.3: RESURF diode [5]
If not used RESURF technique, junction breakdown occurs at the 𝑝+/𝑛− junction, as is
shown in fig. 1.4. In the 𝑝+ region the depletion region cannot penetrate, resulting into
a high electric field for low voltages.
Fig. 1.4: RESURF diode – breakdown at the 𝑝+/𝑛− junction. [5]
Using the RESURF technique, the doping density of the 𝑛− region and its thickness
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is adjusted so that the depletion region of vertical diode reaches the surface before the
breakdown limit of the lateral diode appears [5]. This results in a redistribution of the
electric field and reducing the maximum electric field below the critical level, as shown in
fig. 1.5.
Fig. 1.5: Electric field peaks for the RESURF condition [5]
The maximum electric field appears at the 𝑝+/𝑛− junction and at the edge of 𝑛+ region.
RESURF condition is dependent on the doping concentration 𝑁epi and the thickness 𝑡epi
of 𝑛− layer. An approximate net charge 𝑄n of 𝑛− layer is given by [6]
𝑄n = 𝑁epi · 𝑡epi. (1.4)
The breakdown voltage depends on the net charge 𝑄n of the 𝑛− layer. The optimum 𝑄𝑛
is found by assuming that the vertical depletion must reach the surface before the lateral
junction breaks down. The breakdown voltage is also influenced by concentration of the
substrate 𝑁sub and the distance between 𝑛+ and 𝑝+ (drift region) [5].
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2 SAFE OPERATING AREA
This chapter describes the construction of Safe Operating Area for MOS transistors,
Hot Carrier Injection and Negative Bias Temperature Instability. These two phenomena
adversely affect electrical parameters of MOS transistors and reduce their lifetime.
2.1 Electrical Safe Operating Area
SOA curves define the maximum of drain-source voltage and drain current that guarantees
safe operation. Typical characteristic of the SOA has four borders as shown in fig. 2.1.
Fig. 2.1: Safe operating area diagram [7]
1. 𝑅DSon limit-line - gives a linear dependency between 𝑉DS and 𝐼D. The slope of the
line is simply the maximum 𝑅DSon of the MOSFET.
2. Maximum current line - the maximum allowable current the part can tolerate.
3. Maximum power limit-line - maximum allowable power in the part caused by normal
switching mode operation and heat.
4. Breakdown voltage limit-line - on the right hand-side the limit of the SOA is given
by the generally the breakdown voltage.
Parallel lines in area 4 (fig. 2.1) are the maximum drain-source current for different pulse
width, these currents are determined by the transient thermal impedance [7].
2.2 Hot Carrier Injection
Hot carrier damage is one of the important degradation mechanisms for MOSFETs [8].
Hot carriers are particles that attain very high kinetic energy gained by an electric field.
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These energetic carriers can be injected into the oxide to become oxide trapped charge;
they can drift through the oxide and causing gate current [9]. These effects lead to
a shift of the parameters of components (threshold voltage, transconductance, 𝑅DSon).
HCI degradation is more evident in NMOS transistors due to the higher mobility of the
majority charge carriers. The various effects of hot carriers produced are shown in fig. 2.2.
Fig. 2.2: Various effects produced by hot carriers [9]
The carriers gain their energy due to a high electric field in the drain region. These
particles in the drain cause impact ionization. The generated hot carriers can be injected
into the oxide (𝑁ot), can flow through the oxide (𝐼G), can generate interface traps (𝑁it),
can cause substrate current (𝐼SUB), and generate photons [9]. Interface traps and carri-
ers injected into the oxide to cause degradation of the threshold voltage, mobility and
𝑅DSon. Generated photons can propagate in the device, can be absorbed and generate
new electron-hole pair. Substrate current produces a voltage drop in the substrate which
turns on parasitic BJT transistor, as described in Section 1.4.
Degradation induced by the HCI can be described by [10]
Δ𝑉t = 𝐴𝑡𝑛, (2.1)
where Δ𝑉t is the shift of the threshold voltage, 𝐴 is the material dependent parameter,
𝑡 is the stress time and 𝑛 is the empirically determined exponent, a function of stress
voltage, temperature, and effective transistor channel length.
The time to failure is for NMOS transistor given by [10]
𝑇𝑇𝐹 = 𝐵 (𝐼G)−𝑀 e
𝐸AA
k𝑇 , (2.2)
where 𝐵 is the arbitrary scale factor (strong function of proprietary factors, such as
doping profiles, sidewall spacing dimensions), 𝐼G is the peak gate current during stressing,
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𝑀 = 2−4, 𝐸AA is the apparent activation energy (−0,2 to +0,4 eV), k is the Boltzmann’s
constant and 𝑇 is the temperature in kelvins.
2.3 Negative Bias Temperature Instability
One of the most important reliability issue of modern unipolar technology is Negative
Bias Temperature Instability (NBTI) degradation [11]. One of the most prevalent models
proposed to explain NBTI mechanism is the Reaction-Diffusion (R-D) model [12] as shown
in fig 2.3.
Fig. 2.3: Representation of RD model [12]
This model explains the physics of the degeneracy of the PMOS device, within terms of
different sub-processes including the bond breaking process and generation of interface
traps. The fig. 2.4 shows the breaking of hydrogen bonds silicon (Si-H) at the Si−SiO2
interface which occurs when the negative gate voltage is applied.
Fig. 2.4: Hole tunneling, capture and dissociation of Si-H bonds and subsequent diffusion
of hydrogen [13]
The broken bond silicon (Si−) acts as interface traps that are responsible for higher
threshold voltage and lower current drain. The generation of the interface traps is caused
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by the dissociation of Si−H bonds in the Si−SiO2 interface and subsequent diffusion of
released hydrogen species away from the interface which leaves interface traps [13]. Holes
from the inverse layer tunnel into the oxide and interact with Si−H bonds. The holes get
captured and take away one electron from the Si−H bonds. The weakened Si−H bonds are
then broken by thermal excitation [14]. The released hydrogen species either diffuse away
from the Si−SiO2 interface and leave behind Si− or react back with Si− and form Si−H.
The H atoms released from the Si−H bonds can contribute to three sub-processes [13]:
• diffusion toward the gate,
• connection to another H atom to produce H2,
• recovery of the broken bonds.
NBTI is usually observed only in PMOS devices and it seems that it is negligible for
NMOS because interface traps can cause a positive or negative charge at the interface.
Interface traps easy exchange charge (electrons or holes) with the substrate and introduce
a positive or negative charge at the interface [13]. The net charge in interface traps in
NMOS device is negative (positive gate voltage) and positive in PMOS device (negative
voltage on the gate). The charge trapped in traps in the oxide is in NMOS and PMOS
transistors mostly positive. Oxide charge can consist of various entities (mobile charge,
oxide trapped charge and fixed charge), but oxide charge is not well understood [12].
Interface charge and oxide charge is positive charge for PMOS and negligible for NMOS.
There are types of NBTI stress, it can be DC or AC stress. After removing the NBTI
stress a fraction of interface traps self-anneal, leading to a partial removal of the threshold
voltage shift [13]. The removal of the threshold voltage shift can be observed when the
device is stressed pulsed waveforms, these conditions are called AC test. For DC stress,
when the device is permanently stressed, the degradation rate is lower compared with AC
stress [13]. The rate of degradation in AC stress conditions depends on the duty cycle of
the applied signal.
To measure the effect of NBTI used the following configuration: source, drain and sub-
strate are grounded, while the gate is negatively biased. Temperature range for the test is
between 100∘C and 200∘C. Evaluates the shift of the threshold voltage after the test [10]
Δ𝑉t = 𝐴0e
𝐸AA
k𝑇 e𝛽𝑉GSe𝛾𝑉DS𝑡𝑛 (2.3)
where Δ𝑉t is the shift of the threshold voltage, 𝐴0 is the pre-factor dependent on the gate
oxide process, 𝐸AA is the apparent activation energy (eV), k is the Boltzmann’s constant,
𝑇 is the application channel temperature (K), 𝑉GS is the application gate voltage, 𝛽 is
the measured gate voltage sensitivity, 𝛾 is the measured drain voltage sensitivity, 𝑉GS is
the application drain voltage and 𝑛 is the measured time exponent.
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3 ELECTROSTATIC DISCHARGE
When a charged object gets close to another object with different electrostatic poten-
tials, charge transfer occurs. This process is called electrostatic discharge - ESD. When
a charged person touches with a grounded circuit, current can reach values on the order
of amperes for tens of nanoseconds. There are many ESD test models for describing the
stress under actual working conditions.
3.1 Human Body Model
To determine the effectiveness of the protection circuit in an integrated circuit is pri-
marily used HBM testing. This HBM pulse is intended to simulate the human body
contact with the device which can occur during normal usage. The HBM is today the
most widely used model in the microelectronics industry [15]. HBM attempts to simulate
what happens when a pre-charged person begins to discharge by touching a conductive
component lead. The equivalent HBM circuit includes the resistor (𝑅 = 1500 Ω), the
capacitor (𝐶 = 100 pF), the serial inductor (𝐿S = 8 𝜇H) and the parasitic capacitance of
the resistor (𝐶S = 1.5 pF). The equivalent RLC circuit of HBM with parasitic elements
is shown in fig. 3.1.
Fig. 3.1: HBM equivalent circuit [15]
ESD event can be simulated as a current source with the current waveform shown in the
fig. 3.2 due to the large series resistance in the HBM model. The current peak is typically
1, 2 − 1, 48 A for 2 kV HBM ESD stress, the rise time is 2 − 10 ns and the decay time
is 130− 170 ns [15]. Capacitance and resistance can be in real conditions differ from the
values of the model. As a result, the real ESD waveform can be different from the HMB
model.
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Fig. 3.2: Current waveform of HBM ESD event [15]
3.2 Machine Model
The Machine Model (MM) is similar to the Human Body Model and equivalent circuit
includes the resistor (𝑅 = 1500 Ω), the inductor (𝐿S = 750 nH) and the capacitance
(𝐶 = 200 pF) as shown in 3.3.
Fig. 3.3: MM Model scheme [15]
This model is intended to simulate ESD events that can occur in the industry. Lower
impedance and higher capacity leads to much higher current density during MM dis-
charge. Typical voltage values for MM model are from 100 V to 500 V [15]. An important
parameter is the inductance value which controls the rise time of the current waveform.
MM can be modeled as a voltage source because series resistance is very low. The com-
parison of HBM and MM current waveforms are shown in fig. 3.4. In real conditions the
main problem is with non-zero resistance tester.
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Fig. 3.4: Current waveform of MM ESD event [15]
3.3 Transmission-line Pulse Testing
TLP uses a rectangular test pulse or a square test pulse to simulate ESD events. A typical
value of the rise time is 2− 10 ns and typical pulse width is 100 ns [15]. The rise time is
similar as in the HBM model because different rise time can cause differences in device
failure. The typical current waveform for TLP and HBM model is shown in fig. 3.5. TLP
waveform does not represent any real ESD event, it is only a tool used by designers to
analyse ESD protection circuit.
Fig. 3.5: TLP pulse [15]
To create a TLP waveform is used a high-voltage source with the transmission line.
Schematic of a constant-current TLP tester is shown in fig. 3.6. A 50 Ω resistor pro-
vides a known load for transmission line. Resistor in series with the DUT converts the
voltage from the transmission line to a constant current which is injected into the DUT.
This type of TLP tester can produce a current of 10 A [15].
A TLP tester must built an I-V curve through numerous sets of measurements. This
curve represents measurements of voltage across the device and the current through the
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Fig. 3.6: Schematic of a constant/current TLP tester [15]
device by averaging data for same length time. For each point on the curve TLP tester
applies a pulse to a device that is not powered.
3.4 Snapback Devices
The typical current-voltage characteristic of this type of protection is shown in fig. 3.7.
Fig. 3.7: I/V curve of the snapback device [15]
Protection closes on threshold voltage 𝑉t1. Then moves to the negative differential re-
sistance with a holding voltage 𝑉h. At the same time creates a low resistance discharge
channel which removes ESD current. The holding voltage must provide appropriate vol-
tage drop to minimize power dissipation. This is a big advantage over protections with
a simple current-voltage characteristic where is larger power dissipation. The holding
voltage should not be lower than the operating voltage of the circuit. At higher currents
occurs thermal breakdown illustrated by 𝑉t2 voltage, this value determines the level of
ESD protection.
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4 APPLICATION OF HIGH VOLTAGE DEVICES
This chapter describes application of high-voltage devices as Lateral Diffused MOS tran-
sistor, bipolar transistor and high-voltage diode in Smart Power Technology.
4.1 Lateral Diffused MOSFET
Lateral diffused MOS transistors are commonly used as output driver in the Smart Power
Technologies. When compared with the bipolar transistor had LDMOS many advanta-
geous as high-input impedance, easy to paralleling, higher gain, thermal stability (negative
temperature coefficient) and high switching speed [16]. LDMOS transistor is often used
as switch in switching power supply circuits, display drivers, communication circuits, DC
a DC transform, fast switch transform, audio amplification, analog switches, high-speed
core driver, motor control, automotive electronics, energy efficient lighting, induction
heating, RF communications and other fields. LDMOS is also used as ESD protection
circuit. Typical ESD protection with LDMOS is shown in fig. 4.1.
Fig. 4.1: Typical ESD protection with LDMOS [15]
LDMOS transistor is triggered by string of Zener diodes. Zener clamp is used to prevent
the launch of parasitic bipolar transistor when ESD pulse appears at Drain electrode of
LDMOS transistor. Under ESD pulse, LDMOS operates as a saturated MOSFET and
a lower drain clamp voltage should result in better ESD performance. To improve ESD
properties of this protection can be inserted a 10 kΩ resistor between the gate of LDMOS
transistor and ground [15].
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4.2 Bipolar Transistor
Bipolar transistor is commonly used in band gap reference. Band gap structures are
used to generate temperature independent reference voltage in Smart Power Technology.
Voltage reference has been used in many application as LDO regulator, comparator, D/A
and A/D converters and RF circuits [17]. The principle to achieve temperature inde-
pendent voltage is that the thermal voltage 𝑉Th with a positive temperature coefficient
compensates the voltage of emitter-base junction 𝑉BE which has a negative temperature
coefficient. Bipolar transistor is used in a band gap reference because it has a wide range
of conditions and manufacturing processes where is temperature coefficient approximately
constant −2 mVK−1 .
Bipolar transistor is also used in other applications as current mirrors, amplifiers, active
loads and cascodes.
4.3 High Voltage Diode
High voltage diodes are used for general use and also are used as ESD protection. Typical
static ESD protection circuit with double diodes for a pad is shown in Fig. 4.2.
Fig. 4.2: Typical ESD protection with high voltage diode [18]
Protection is triggered when diodes are reverse biased during ESD events. Diode Dn is
therefore triggered for ESD event which is positive to 𝑉SS supply and diode Dp is triggered
for ESD stress which is negative to 𝑉DD supply [18].
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5 TCAD SIMULATION
This section describes the simulation results of LDMOS devices in TCAD simulation
program. Simulation of changes in geometrical parameters were calculated in SPROCESS
program that simulates the complete manufacturing process of the device. Electrical
parameters of devices were obtained using the program SDEVICE.
5.1 Device structure
The structure of components is simulated using the SPROCESS and electrical tests are
simulated using sDEVICE. PLDMOS layout and simulation domain is shown in fig. 5.1.
Fig. 5.1: PLDMOS layout and simulation domain
The 2D device structures of 45 V p-type LDMOS device is illustrated in fig. 5.2. The
cross-section consists of the 𝑃++ substrate, 𝑛-type epitaxial layer with NBL layer and
𝑝-type epitaxial layer in which the device is created. Detailed views of the created devices
are shown in fig. 5.3. PLDMOS device consists of Pdrift45, Nresurf45, and Nwell layers,
and NLDMOS device consists of Ndrift45, Presurf45 and Pwell layers.
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Fig. 5.2: 2D cross section
(a) NLDMOS (b) PLDMOS
Fig. 5.3: Device structures of 45 V LDMOS
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5.2 Breakdown voltage
The breakdown voltage of the devices is simulated using SDEVICE. With the gate turned
off, the drain voltage is ramped up until breakdown occurs. The breakdown characteristics
are plotted in fig. 5.4 and fig. 5.5, 𝐵𝑉DSS = 61 V for the NLDMOS and 𝐵𝑉DSS = −58, 3 V
for the PLDMOS. The current limit is set to 1 nA. The measured breakdown voltage is
58 V for the NLDMOS and −58 V for the PLDMOS. Measured and simulated values of
breakdown voltage are in good agreement.
Fig. 5.4: Simulated breakdown voltage of the NLDMOS
Fig. 5.5: Simulated breakdown voltage of the PLDMOS
Fig. 5.6 shows the current flow under breakdown conditions and fig. 5.7 shows the distri-
bution of impact ionization under breakdown conditions.
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(a) NLDMOS (b) PLDMOS
Fig. 5.6: Total current density under breakdown conditions
(a) NLDMOS (b) PLDMOS
Fig. 5.7: Impact ionization under breakdown conditions
The breakdown of the complementary LDMOS occurs at the bottom of the drift region
at the Drain contact. Also, punch through of the channel does not occur in this design.
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5.3 Threshold voltage
The threshold voltage is extracted by setting the drain voltage to 0,1 V and then the
gate voltage is ramped up until conduction current is observed. The threshold voltage is
extrapolated from 𝐼D - 𝑉G curve at point of maximum 𝑔m. From this value is subsequently
subtracted term 12𝑉DS. Fig. 5.8 shows the threshold voltage for the NLDMOS device and
fig. 5.9 shows the threshold voltage for the NLDMOS device.
Fig. 5.8: Simulated threshold voltage of the NLDMOS
Fig. 5.9: Simulated threshold voltage of the PLDMOS
The threshold voltage is 𝑉T = 0, 76 V for the NLDMOS device and 𝑉T = −0, 78 V for
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the PLDMOS device. The measured threshold voltage is 0,77 V for the NLDMOS and
-0,75 V for the PLDMOS. Measured and simulated values of threshold voltage are in good
agreement for both PLD and NLD device.
5.4 Saturation regime and 𝑅DSon
The output characteristics of the NLDMOS and PLDMOS devices were simulated with
different gate voltages and are illustrated in fig. 5.10 and fig. 5.11. The maximum gate
voltages are 3,3 V for the NLDMOS and -3,3 V for the PLDMOS.
Fig. 5.10: Simulated output characteristics of the NLDMOS
Fig. 5.11: Simulated output characteristics of the PLDMOS
Fig. 5.12 shows the current flow in the saturation regime and fig. 5.13 shows the distri-
bution of the electric field in the structure.
The current flows from the drain contact through the drift region and the channel to the
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(a) NLDMOS (b) PLDMOS
Fig. 5.12: Total current density in the saturation regime
(a) NLDMOS (b) PLDMOS
Fig. 5.13: Electric field in the saturation regime
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source contact. Part of the current also flows into the body contact, typically about 5 %
of the total current. The maximum electric field in the saturation regime is at the corner
of STI isolation at the drain contact.
𝑅on can be extracted from the output characteristics for the maximum gate voltage in
the linear regime.
𝑅DSon is given by
𝑅DSon = 𝑅on𝑁g𝑊𝐿hp10−3 (5.1)
where 𝑅on is the measured on-state resistance (Ω), 𝑁g is the number of gate polysilicon
strips specified for the device layout, 𝑊 is the gate width specified for the device layout
(𝜇m) and 𝐿hp is the distance between center line of a body contact and the center line of
the nearest drain contact (𝜇m) and the unit of 𝑅DSon is mΩmm2.
Simulated on-resistance is 56,9 mΩ mm2 for the NLDMOS and 135 mΩ mm2 for the
PLDMOS. The measured 𝑅DSon is 49 mΩmm2 for the NLDMOS and 132,1 mΩmm2 for
the PLDMOS. Measured and simulated values are in good agreement.
5.5 Concentration profile
This section deals with the comparison of simulated concentration profiles and profiles
measured by SIMS (Secondary Ion Mass Spectrometry). Doping concentration across
PLDMOS drain region is shown in fig. 5.14.
Fig. 5.14: Doping concentration across PLDMOS drain region
PVDD and Pdrift45 layers are shifted about 0, 18 𝜇m to lower depth, PIMP layer accu-
rately reproduces the measured profile and Nresurf45 layer is slightly shifted to greater
depth. The doping concentration of each layer is consistent with measured data.
Doping concentration across PLDMOS body region is shown in fig. 5.15.
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Fig. 5.15: Doping concentration across PLDMOS body region
Nwell+Nresurf layer copies data from SIMS to the depth 3 𝜇m, then measured and simu-
lated profile is very different. Boron concentration corresponds to measured data. NIMP
layer has a lower concentration at the surface. Doping concentration across the Ndrift45
and Presurf45 region for the NLDMOS is shown in fig. 5.16.
Fig. 5.16: Doping concentration across the Ndrift45 and Presurf45 region for the NLD-
MOS
All three simulated concentration profiles are shifted about 0, 2 𝜇m to a greater depth,
the doping concentration of layers NDRIFT45 and Presurf45 corresponds to measured
data. Doping concentration of arsenic achieves lower levels at the surface.
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5.6 Sensitivity to geometrical parameters
Lateral devices are sensitive to changes in geometrical parameters in general. The level of
variability is given by manufacturing process, especially by photolithography. This chap-
ter describes simulation of changes of geometrical parameters and their impact on basic
electrical parameters of PLDMOS transistor. The geometrical parameters of PLDMOS
transistor are shown in fig. 5.17.
Fig. 5.17: PLDMOS geometry
Distance 𝐿G defines gate length, 𝐿EPI determines the distance between Nwell and Pdrift
layer, 𝐿ACC defines length of accumulation, 𝐿STI determines STI length, 𝐿POV defines
polysilicon overlap of STI and 𝐿FP defines length of field plate. Dependence of threshold
voltage on change of geometrical parameters is shown in appendix A and dependence of
the basic electrical parameters on 𝐿POV and 𝐿FP parameters is shown in appendix B.
5.6.1 Simulation of 𝐿G change impact
Original value of 𝐿G distance is 0,6 𝜇m and evaluated window in range from 0,4 𝜇m to
0,8 𝜇m. Simulation of breakdown voltage dependence on 𝐿G distance and comparison
with measured data is shown in fig. 5.18.
Fig. 5.18: Simulation and measured data of 𝐵𝑉DSS dependence on 𝐿G distance
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Minimum simulated value of breakdown voltage is−58,98 V and maximal value is−59,18 V,
breakdown voltage is higher than target value. This parameter is insignificantly depen-
dent on 𝐿G distance. Electrical breakdown occurs at the bottom of drift region and change
of gate length does not influences breakdown voltage. Simulated data are shifted about
3 V to measured data towards the higher values. This difference is cause due to specific
physical model we used for simulation of electrical breakdown. Simulation of 𝑅DSon resis-
tance and comparison with measured data is shown in fig. 5.19.
Fig. 5.19: Simulation and measured data of 𝑅DSon dependence on 𝐿G distance
The minimum simulated value of resistance 𝑅DSon is 126,45 mΩmm2 and maximal value
is 156,45 mΩmm2, values of 𝑅DSon are within the allowed range. Resistance 𝑅DSon is
linearly increases with higher 𝐿G distances due to increasing the resistivity of the current
path flowing through the Nwell region. Simulated data are about 8 mΩmm2 higher than
measured data and also slope of simulated curve is lower than measured.
5.6.2 Simulation of 𝐿STI change impact
Length of Shallow Trench Isolation 𝐿STI is in original design 1,7 𝜇m and evaluation win-
dow in range from 1,5 𝜇m to 1,9 𝜇m. Simulation of breakdown dependence on 𝐿STI
distance and comparison with measured data is shown in fig. 5.20.
Fig. 5.20: Simulation and measured data of 𝐵𝑉DSS dependence on 𝐿STI distance
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Minimal simulated value of breakdown voltage is −58,4 V and maximal value is −59,34 V,
breakdown voltage is higher than target value. This parameter is increased with STI
length. Simulated and measured data have the same slope, but simulated breakdown
voltages are about 3 V higher than measured. Simulation of 𝑅DSon resistance and com-
parison with measured data is shown in fig. 5.21.
Fig. 5.21: Simulation and measured data of 𝑅DSon dependence on 𝐿STI distance
Minimal value of resistance 𝑅DSon is 133,35 mΩmm2 and maximal value is 147,1 mΩmm2,
values of 𝑅DSon are within the allowed range. Resistivity is linearly increases with STI
length due to increasing the resistivity of the current path flowing through the Pdrift
region. Measured data has lower slope. Measured and simulated data are identical for
𝐿STI = 1, 8𝜇m.
5.6.3 Simulation of 𝐿ACC change impact
Original length of accumulation region is 0,4 𝜇m and evaluation window in range from
0,2 𝜇m to 0,6 𝜇m. Simulation of breakdown dependence on 𝐿ACC distance and comparison
with measured data is shown in fig. 5.22.
Fig. 5.22: Simulation and measured data of 𝐵𝑉DSS dependence on 𝐿ACC distance
Simulated values of breakdown voltage correspond to the measured data for length of 𝐿ACC
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in range from 0,2 𝜇m to 0,4 𝜇m, for higher values we can observe discrepancy between
simulation and measurement. Fig. 5.23 shows total current density under breakdown
condition for 𝐿ACC = 0, 5 𝜇m and 𝐿ACC = 0, 6 𝜇m.
(a) 𝐿ACC = 0, 5 𝜇m (b) 𝐿ACC = 0, 6 𝜇m
Fig. 5.23: Total current density under breakdown condition for different 𝐿ACC
In normal conditions the majority of current flows to the Nresurf underneath of Drain
contact as shown in fig. 5.5. For length of 𝐿ACC = 0, 5 𝜇m the most of current flows
around STI isolation to the Nwell region and only small part of current flows to the
Nresurf. For 𝐿ACC = 0, 6 𝜇m whole current flows to the Nwell region. Fig. 5.24 shows the
distribution of impact ionization under breakdown condition for lengths 𝐿ACC = 0, 5 𝜇m
and 𝐿ACC = 0, 6 𝜇m.
(a) 𝐿ACC = 0, 5 𝜇m (b) 𝐿ACC = 0, 6 𝜇m
Fig. 5.24: Impact ionization under breakdown conditions for different 𝐿ACC
Electrical breakdown for lengths of accumulation region 0,5 𝜇m and 0,6 𝜇m occurs at the
left corner of STI isolation. In original structure electrical breakdown occurs at the bottom
of Pdrift region underneath of Drain contact. Shift of breakdown from the Pdrift-Nresurf
junction to the edge of STI causes lower simulated breakdown voltage in this structure.
Relocation of electrical breakdown is caused by change of charge balance which was not
seen on the wafer for mentioned evaluation window.
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Fig. 5.25: Simulation and measured data of 𝑅DSon dependence on 𝐿ACC distance
Simulation of 𝑅DSon resistance and comparison with measured data is shown in fig. 5.25.
Minimal value of 𝑅DSon resistance is 137,3 mΩmm2 and maximal value is 158,92 mΩmm2,
values of 𝑅DSon are within the allowed range. Resistance decreases with lower 𝐿ACC
because part of the dose is lost in the mask during implantation. For higher value of
𝐿ACC the greater part of dose gets into the silicon and thus resistivity decreases. Measured
and simulated data have the same shape, maximum difference is 8 mΩmm2 for distance
𝐿ACC = 0, 4 𝜇m.
5.6.4 Simulation of 𝐿EPI change impact
Original distance between Nwell and Pdrift layer is 0,4 𝜇m and evaluated window in range
from 0,2 𝜇m to 0,6 𝜇m. Simulation of breakdown voltage dependence on 𝐿EPI distance
and comparison with measured data is shown in fig. 5.26.
Fig. 5.26: Simulation and measured data of 𝐵𝑉DSS dependence on 𝐿EPI distance
Minimal simulated value of breakdown voltage is −58,9 V and maximal value is −59,09 V,
breakdown voltage is higher than target value. Impact of 𝐿EPI change is negligible. The
difference between simulated and measured data is approximately 3 V. Simulation of
𝑅DSon resistance and comparison with measured data is shown in fig. 5.27.
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Fig. 5.27: Simulation and measured data of 𝑅DSon dependence on 𝐿EPI distance
Minimal simulated value of resistance 𝑅DSon is 141,3 mΩmm2 and maximal value is
145,21 mΩmm2, values of 𝑅DSon are within the allowed range. Minimal value of 𝑅DSon is
for distance 0,4 𝜇m. For lower values compensation impurity between Nwell and Pdrift
layers increases what leads to 𝑅DSon increase. For higher distance the 𝑅DSon is also higher
due to increasing of resistivity of the current path flowing through the Pdrift and Nwell
regions. The difference between simulated and measured data is about 6 mΩmm2 in
average.
5.7 Electrostatic Discharge Simulation
Electrostatic discharge was simulated by using TLP model and TLP pulse was modeled
using a current source whose parameters are shown in tab. 5.1.
Tab. 5.1: The properties of TLP pulse in the simulation
Parameter Value
𝑇RISE 10 ns
𝑇HOLD 100 ns
𝑇FALL 80 ns
𝐼TLP −1, 5 mA
Electrodes Body and Source were connected to ground in this test, Drain electrode was
connected to a current source which simulates the TLP pulse and Gate electrode was
biased in range from 0 V to −3, 3 V. If Gate electrode is connected to ground then this
configuration is called ggMOS (grounded gate MOS). Simulated I/V characteristic of
PLDMOS transistor for different gate voltages during ESD events is shown in fig. 5.28.
In this figure are shows points of maximal currents before the temperature exceeds 700 K.
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Fig. 5.28: Simualted I/V characteristic of PLDMOS transistor for different gate voltages
under ESD pulse
This temperature determines when the transistor is destroyed. Maximal current of PLD-
MOS transistor is in range from −1, 32 mA/𝜇m to −1, 35 mA/𝜇m and for higher gate
voltage this current decreases. Simulated I/V curves doesn’t show snapback due to small
influence of parasitic bipolar transistor. The gate voltage doesn’t affect threshold voltage
𝑉t1 and is constant about -66 V over gate bias. Despite these shortcomings, transistor
is sufficiently robust with maximum current above 1 mA/𝜇m. The time dependence of
maximal temperature in the device as function of drain voltage is shown in fig. 5.29.
Fig. 5.29: Drain voltage and Max temperature under ESD stress
Maximal drain voltage during ESD stress exceeds value −95 V at time of 175 ns. The
temperature in the model rises from an initial value 297 K and reach maximal value about
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1200 K at time 135 ns and then decreases to 630 K when the ESD event ends. Gate vol-
tage has no impact on maximal drain voltage, only affects the peak value of maximal
temperature in the model. Temperature distribution in PLDMOS transistor after ESD
event is shown in fig. 5.30.
Fig. 5.30: Temperature distribution in PLDMOS after ESD stress for 𝑉GS = 0 V
The highest temperature in PLDMOS transistor during ESD event is at Drain electrode.
This region is a critical part of the structure where the damage occurs. Simulation of
temperature distribution is highly dependent on boundary conditions especially on the
size of thermal resistances.
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6 CALCULATION OF SAVE OPERATING AREA
For the calculation of Safe Operating Area are used accelerated life tests when the compo-
nent is stressed by higher voltages than the maximum operating voltage. Test conditions
for 45 V PLDMOS transistor are shown in tab. 6.1.
Tab. 6.1: Test condition for calculation of SOA
Parameter Values
Temperature 𝜗 (∘C) 30; 100; 150; 200
Gate voltage 𝑉GS (V) −3, 6; −4, 2; −4, 8; −5, 4
Drain voltage 𝑉DS (V) −45; −35; 0
Stress time 𝑡 (s) 100; 133,35; 177,83; 237,14; 316,23; 421,70;
562,34; 749,89; 1000; 1333,52; 1778,28; 2371,37;
3162,28; 4216,97; 5623,41; 7498,94; 10000
For the PLDMOS transistor is a major degenerative mechanism Negative Bias Tempera-
ture Instability, therefore to calculate Safe Operating Area of PLDMOS transistor is used
model describing NBTI degeneration. The model is used from the standard JEDEC122E
as described in chapter 2.3.
Δ𝑉t = 𝐴0e
𝐸AA
k𝑇 e𝛽𝑉GSe𝛾𝑉DS𝑡𝑛 (6.1)
The activation energy is calculated from the equation
𝐸AA =
1
k
𝑞
(𝜗+ 273, 15)
, (6.2)
where k is the Boltzmann’s constant, q is the unit electronic charge and 𝜗 is the tem-
perature. The degradation rate is the highest for voltage 𝑉DS = 0 V (the worst case) so
for calculation of SOA is selected this voltage. For this reason, the model is simplificated
because the term e𝛽𝑉DS falls out of the model (e0𝑉DS = 1). Degradation model is thus in
the form
Δ𝑉t = 𝐴0e
𝐸AA
k𝑇 e𝛽𝑉GS𝑡𝑛. (6.3)
By logging equation (6.3) we get model into regression format
ln(Δ𝑉T) = ln(𝐴) + 𝛽𝑉G +
𝐸𝐴𝐴
k𝑇 + 𝑛 ln(𝑡), (6.4)
where 𝛽 is the slope due to 𝑉GS, 𝐸AA the slope due to 1k𝑇 , 𝑛 the slope due to ln(𝑡), and ln(𝐴)
the intercept. Now it is possible from measured data by using Excel Analysis ToolPak
extract coefficients in the model. In Excel choice Data Analysis and select Regression.
For Input 𝑌 Range select ln(Δ𝑉T) data, the 𝑋 range will be 𝐸AA, ln(𝑡) and 𝑉GS data.
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The model parameters are in ANOVA table in the column Coefficients. Regression gives
ln𝐴 for obtaining the 𝐴 parameter is used formula
𝐴 = eln𝐴. (6.5)
Extracted parameters of degradation model for 45 V PLDMOS transistor are described
in tab. 6.2.
Tab. 6.2: Extracted parameters for 45 V PLDMOS transistor
𝐴 𝐸AA 𝛽 𝑛
0,611819 −0,27423 −0,58497 0,226348
Lifetime of transistor is given by [10]
𝑇𝑇𝐹 =
(︃
Δ𝑉t
𝐴0e
𝐸AA
k𝑇 e𝛽𝑉GS
)︃ 1
𝑛
. (6.6)
For change of threshold voltage about 10% (max. allowed) and substituting the extracted
parameters into the equation 6.6 we can graphically display the lifetime of the transistor
for different gate voltages and temperatures as shown in fig. 6.1
Fig. 6.1: Lifetime in years of 𝑉T-Extrapolated Parameter for 45 V PLDMOS transistor,
𝑉DS = 0 V
Lifetime of 45 V PLDMOS transistor in fig. 6.1 is expressed in years. For industry sector
45
Fig. 6.2: Percent change over use profiles
(𝜗 = 135∘C) is guaranteed lifetime 10 years for 𝑉GS = −2, 6 V or less. Change of threshold
voltage for industrial and automotive sector shows fig. 6.2.
For industry sector is shift of 𝑉T calculated for temperature 135∘C and for expected
lifetime 10 years. For automotive sector threshold voltage change is calculated by using
the temperature cycles which stress the component at a certain temperature for a defined
time. Stress of the components takes place in the temperature range from −40∘C to
200∘C, as shown in fig. 6.3. Expected lifetime for automotive sector is calculated as total
accelerated time over used profiles, in this case the lifetime is 8,28 years for PLDMOS
transistor. Guaranteed change of threshold voltage is less than 10% for 𝑉GS = −2, 6 V or
less for industry and automotive sector.
Fig. 6.3: Automotive temperature use profile
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7 CONCLUSION
The present work deals with the basic properties of LDMOS transistors. The theoretical
part describes the structure of the LDMOS transistor, RESURF principle to increase the
breakdown voltage and the effect of the parasitic bipolar transistor. Further is described
the Safe Operating Area, hot carrier degradation and Negative Bias Temperature Insta-
bility. The last theoretical chapter describes the models used to simulate ESD events.
The practical part deals with the simulation of the basic parameters (threshold voltage,
breakdown voltage and 𝑅DSon) of NLDMOS and PLDMOS transistors. Simulated data are
compared with measured data, values are similar as described in tab. 7.1. The breakdown
of the simulated structures occurs at the bottom of the drift region. Next part compares
the simulated concentration profiles with measured profiles. Simulated and measured
concentration profiles are very similar, except small difference in Nwell+Nresurf layer.
Additional calibration was not needed due to small differences in electrical data.
Tab. 7.1: Simulated and measured parameters of 45 V LDMOS devices
Parameter Simulation Measurement
𝑉T (V) -0,78 -0,75
PLDMOS 𝐵𝑉DSS (V) -58,3 -58
𝑅DSon (mΩmm2) 135 132,1
𝑉T (V) 0,76 0,77
NLDMOS 𝐵𝑉DSS (V) 61 58
𝑅DSon (mΩmm2) 56,9 49
The next section was focused on evaluation of sensitivity of PLDMOS transistor to
changes of its geometrical parameters. Simulated values are compared with measured
data. Change of 𝐿G parameter affects the resistance 𝑅DSon, higher value of this distance
increases resistance. The breakdown voltage of the transistor is not affected. The optimal
value for this parameter is 0, 5 𝜇m, the original size of this distance is 0, 6 𝜇m. This change
of 𝐿G distance reduces channel resistance and also reduces the threshold voltage of the
transistor. Change of 𝐿STI distance affects the breakdown voltage and resistance 𝑅DSon,
these parameters increase with increasing 𝐿STI distance. Original distance of 1, 7 𝜇m
seems to be optimal with respect to the breakdown voltage and resistance 𝑅DSon. 𝐿EPI
parameter affects only 𝑅DSon resistance and optimum size is original value of 0, 4 𝜇m
when the value is minimal. Parameters 𝐿POV and 𝐿FP have no effect on the basic electri-
cal parameters. Thus we keep the initial values of these parameters 𝐿POV = 0, 5 𝜇m and
𝐿FP = 0, 4 𝜇m. Last geometrical parameter 𝐿ACC affects 𝑅DSon resistance and breakdown
voltage. 𝑅DSon resistance decreases and the breakdown voltage increases with increasing
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size of this parameter. For this parameter we observed discrepancy between simulation
and measurement due to inaccurate model. Measured values of basic electrical parameters
are slightly different from the measured data but the shape of curves is the same. These
differences are due to the models used in the simulation and due to the difference between
real and simulated concentration profile of PLDMOS transistor. Although, the process
team is comfortable with current targets of geometrical parameters in term of process
variability, our proposal is summarized in tab. 7.2.
Tab. 7.2: Proposed changes of geometrical parameters
Parameter Original Proposed
𝐿G (𝜇m) 0,6 0,5
𝐿STI (𝜇m) 1,7 1,7
𝐿EPI (𝜇m) 0,4 0,4
𝐿POV (𝜇m) 0,5 0,5
𝐿FP (𝜇m) 0,4 0,4
𝐿ACC (𝜇m) 0,4 0,5
The next part deals with the TLP simulation where PLDMOS transistor is used as ESD
protection. The maximal current for different gate voltage is in range from −1, 32 mA/𝜇m
to −1, 35 mA/𝜇m than destruction of the transistor occurs (maximal temperature exceeds
700 K). The maximal current decreases for higher gate voltages. Unfortunately, we didn’t
get DOE wafers out from the Fab on time, so we can not compare it with the real data.
We plan to do it out of this thesis.
Last section describes calculation of Safe Operating Area of PLDMOS transistor. The
calculation is based on the standard JEDEC122E and major degenerative mechanism
for PMOS transistors is Negative Bias Temperature Instability. Guaranteed change of
threshold voltage is less than 10 % for 𝑉GS = −2, 6 V or less for industry and automotive
sector. It was accepted by designers and not additional optimization is required.
Technology is in qualification process and should be released this year.
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LIST OF SYMBOLS, PHYSICAL CONSTANTS AND
ABBREVIATIONS
𝐴 material parameter (−)
𝐶 capacitance (F)
𝐶S parasitic capacitance (F)
𝐶OX gate oxide capacitance per unit area (Fm−2)
𝐸 electric field (Vm−1)
𝐸AA activation energy (eV)
𝐸C critical electric field (Vm−1)
𝑔m transconductance (S)
𝐼G gate current (A)
𝐼D drain current (A)
𝐼SUB substrate current (A)
k Boltzmann constant (JK−1)
𝐿 gate length (𝜇m)
𝐿ACC length of accumulation (𝜇m)
𝐿EPI distance between Nwell and Pdrift layer (𝜇m)
𝐿G gate length (𝜇m)
𝐿hp distance between center line of a body contact and the center line of the
nearest drain contact (𝜇m)
𝐿POV poly overlap of STI (𝜇m)
𝐿S Inductance (H)
𝐿STI Shallow Trench Isolation length (𝜇m)
𝑛 empirically determined exponent (−)
𝑁epi doping concentration of 𝑛− layer (cm−3)
𝑁g number of gate poly strips (−)
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𝑁it interface-traps density per area (cm−2)
𝑁ot oxide-trapped-charge density per area (cm−2)
𝑄n net charge of 𝑛− layer (cm−2)
𝑅ACC resistance of the overlap area between the drift region and the gate (mΩmm2)
𝑅B resistance of base (mΩmm2)
𝑅D resistance of drain (mΩmm2)
𝑅DSon (mΩmm2)
𝑅DRIFT resistance of drift region (mΩmm2)
𝑅CH resistance of channel (mΩmm2)
𝑅S resistance of source (mΩmm2)
𝑡 time (s)
𝑇 absolute temperature (T)
𝑡epi thickness of 𝑛−epi layer (𝜇m)
𝑉D drain voltage (V)
𝑉BE base-emitter voltage (V)
𝑉DS drain-source voltage (V)
𝑉G gate voltage (V)
𝑉T threshold voltage (V)
𝑉t1 threshold voltage of ESD protection (V)
𝑉t2 thermal breakdown voltage (V)
𝑉Th thermal voltage (V)
𝑊 gate width (𝜇m)
𝜇S surface mobility of charge carriers (cm2V−1s−1)
𝛽 scale factor (V−1)
𝛾 scale factor (V−1)
𝜗 temperature (∘C)
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